Abstract -Ta2O5 films of 10-150 nm thickness were prepared by oxygen-assisted pyrolytic LPCVD a t 450-490°C from tantalum penta ethoxide and 0 2 with N2 diluent. Silicon wafers 150 mm in diameter were used as substrates with a novel LPCVD reactor. The films were annealed in dry 0 2 a t 700-800°C. Compositional, structural, and electrical evaluations demonstrate that these uniform, pure, and conformal Ta2O5 films are a viable alternative dielectric suitable for advanced megabit DRAM applications.
Introduction
Current types of silicon MOS memory devices use SiO2 or Si3N41Si02 thin films as capacitor dielectrics. Since future generation ULSI circuits with decreased feature sizes would require excessively thin films for these low-dielectric constant materials, dielectrics with much higher dielectric constants are a logical alternative. The properties of tantalum pentoxide, Ta205, are especially attractive for this application.
The formation of Ta205 films has been studied extensively over the years by anodic oxidation [I] and thermal oxidation 121 of tantalum films, by rf sputtering [3, 4] , and by chemical vapor deposition . The formation of Ta205 (and other high-dielectric constant films) from metal halides and organometallic reactants by CVD has been reviewed recently [5] . Previous CVD studies based on the metalorganic compound tantalum penta ethoxide, Ta(OC2H5)5, as the starting reactant have led to encouraging results [6-81. However, as-deposited films did not have sufficiently high dielectric breakdown strength, probably due to carbon contamination from the source reactant, and required annealing at 800-850°C in 0 2 or 03. Furthermore, in these feasibility studies, film deposition parameters were not optimized for the large-area substrates required in ULSI fabrication.
In this paper, we describe the formation of Ta205 films by thermal LPCVD in a novel, single-pass, laminar flow reactor from Ta(OC2H5)5 as the source material. The keys to obtaining excellent uniformity of the films over large-area substrates are control of residence time, precise temperature control, and optimal oxygen-to-Ta source ratio.
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Experimental
The tantalum penta ethoxide source (Cerac) was 99.999% pure and was used without further purification. The vaporized source liquid was carried by nitrogen and mixed with oxygen just before being introduced into the reaction chamber. Both 0 2 and N2 must be ultradry and ultrapure. Typical deposition and annealing conditions are listed in Table 1 . Both planar and trench etched 150-mm diameter silicon wafers were used as test substrates.
The reactor is an automated, thermal LPCVD disk system from Lam Research Corporation. I t is designed for precise control of gas flow dynamics, reactant concentration across the wafer load, process temperature, and system pressure. Gas flow is laminar, single-pass and cross-flow. Gas-phase nucleation of particles is minimized since no gas recirculation occurs.
The films have been characterized by x-ray photoelectron spectroscopy (XPS, ESCA), x-ray diffraction (XRD), Rutherford backscatter spectroscopy (RBS), and scanning electron microscopy (SEM). The film thickness and refractive index were measured by ellipsometry. Particle densities were scanned with a standard particle counting instrument.
Electrical characteristics were measured from metal-oxidesemiconductor (MOS) capacitors fabricated from the Tag05 films on Si with A1 gate electrodes of 1 mm in diameter. A post-metallization anneal of 30 min in forming gas at 450°C was applied. The MOS capacitors were then measured for dc current-voltage (I-V), high-frequency (1 MHz) capacitance-voltage (C-V) characteristics, and leakage current density us. gate voltage properties.
Results and Discussion
The rate of film deposition as a function of substrate temperature is shown in Fig. 1 for the working range of 450-490°C. The Arrhenius relation over this narrow, optimal temperature interval indicates an energy of activation of 31.5 kcallmol. The uniformity of film thickness over 150-mm diameter substrate wafers is 52% a t 1s for films of approximately 30-nm thickness (within wafer and wafer-to-wafer). Average added particle density (calculated from 100 runs) is less than 0.2Icm2 for particle sizes of 0.3 pm and larger (with 6-mm edge exclusion). Since the film deposition under the conditions stated in this low pressure reactor are surface-controlled, one can expect excellent conformality. Figure 2 demonstrates that this is indeed the case. The SEM cross-section micrograph with 7.2 pm deep trenches of 0.78-pm center width shows a uniform 0.15 pm thick conformal film of Ta2O5 on Si.
The ESCA survey spectrum in Fig. 3 is that for a typical Ta2O5 film deposited a t 470°C followed by 2 min of sputter etching with Ar+ ions at 4 KV energy to remove surface impurities. No detectable carbon or other impurities are contained in the interior of the film. The Ta:O ratio derived from ESCA data is 1:2.6. The as-deposited films are amorphous and relatively dense, with an index of refraction of 2.19 and a low etch rate of 8.0 n d m i n in 25% aqueous HF solution at room temperature.
An 8.0 nm thick mixed region of Ta, Si, and 0 was detected in the RBS spectrum of Fig. 4 . The presence of a thin layer of SiOz below the Ta205 film was reported previously and is thought to grow mainly in the oxygen atmosphere of the CVD reactor immediately prior to deposition of the Ta205 film, or it could be due to the oxidation of Si by Ta2O5 at the interface 16-81. Figure 5 shows the compound index of refraction as a function of film thickness for Ta2O5 layers deposited at 470°C. A similar plot of effective dielectric constant versus film thickness for a large number of samples from different process runs is presented in Fig. 6 . Calculated curves based on 2.0 nm and 3.5 nm of SiOz interface layers have been included to show their effects on the Ta2O5 dielectric constant values. The above data were obtained with a n Hg probe electrode. The current-voltage (I-V) and capacitance-voltage (C-V) characteristics of thin Ta205 films (13.0 nm) had a CICox of 0.95 at zero flatband voltage and an actual dielectric strength of 2.8 MVlcm a t 1E-6 A. Figure 7 shows a Schottky plot of the leakage current density for a MOS capacitor fabricated with evaporated aluminum gate electrodes. The film was annealed a t 800°C for 10 min in dry O2 prior to electrode formation. The leakage current density is lower for annealed films compared with those that are as-deposited. The leakage current density appears to be lower for films deposited in this system than those from cold wall reactors. We believe this is due to higher oxygen incorporation in the asdeposited films using the single-pass cross-flow LPCVD reactor. Detailed experiments are underway to quantify these effects.
Annealing studies were performed to investigate the effects of post-deposition heat treatment on electrical properties of the films that may occur due to changes in their structure. As-deposited Ta205 films were found to be amorphous by XRD. I t is known that annealing causes crystallization of the films to B-Ta205 181. The dielectric breakdown strength was observed to increase with higher anneal temperature. Furthermore, the feasibility was demonstrated for dry-etching vertical profile patterns in photoresist-masked Ta2O5 layers by CF4lCHF31Ar chemistry in a commercial etcher (Rainbow 4500, [9] ).
We have also successfully deposited thin films of niobium pentoxide by oxygenassisted pyrolysis of niobium penta ethoxide, Nb(OC2H5)5, analogous to the conditions described for Ta2O5.
Conclusions
A process has been presented for depositing films of Ta205 over large-area substrates. Optimum temperature under LPCVD conditions is 470°C. These films are amorphous as-deposited and yield, for our samples, the highest dielectric breakdown strength of ~4 . 0 MVIcm when annealed at 800°C in 0 2 . I-V characteristics of MOS capacitors from typical as-deposited films show low leakage currents and dielectric breakdown fields centered at 2.8 MVIcm. The dielectric constant of the films is about 23, and thickness uniformity over 150-mm substrate wafers has variations of only 2% or lower. Pdrticle density is less than 0.2 added (20.3-pm) particles per cm2, and the films are conformal, even in deep and narrow trenches. The keys to uniform deposition over large-area substrates are precise control of residence time, temperature, and 0 2 incorporation by means of a special LPCVD reactor system designed for optimal e film deposition.
Preliminary electrical characterization of the films indicate that they are potentially applicable as a storage capacitor dielectric for advanced 64 megabit DRAM devices. 
